Publications

I am the author of “VHDL for Logic Synthesis”, a text book on the VHDL language. See the following pages for more information:

• VHDL for Logic Synthesis